Wiring substrate having columnar protruding part

ABSTRACT

A method of making a wiring substrate includes forming a first metal layer on a surface of a support member, the first metal layer having at least one columnar through hole that exposes the surface of the support member, forming a columnar metal layer that fills the columnar through hole, forming an insulating layer on the columnar metal layer and on the first metal layer, forming an interconnection layer on a first surface of the insulating layer such that the interconnection layer is electrically connected to the columnar metal layer through the insulating layer, and forming a protruding part including at least part of the columnar metal layer by removing at least the support member and the first metal layer, the protruding part protruding from a second surface of the insulating layer opposite the first surface and serving as at least part of a connection terminal of the wiring substrate.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a divisional of and claims the benefit of U.S. application Ser. No. 12/755,555 filed on Apr. 7, 2010, the entire contents of which are hereby incorporated by reference.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The disclosures herein relate to a wiring substrate having a projection projecting from a surface of the wiring substrate, a semiconductor package having such a wiring substrate, and methods of making the wiring substrate and the semiconductor package.

2. Description of the Related Art

A semiconductor package having a semiconductor chip mounted on a wiring substrate via solder bumps or the like is known to those skilled in the art. For this type of semiconductor package, it is important to improve the reliability of connection between the wiring substrate and the semiconductor chip. In related-art semiconductor packages, metal layer portions are formed on a wiring substrate to protrude from a surface of the wiring substrate, and solder bumps are formed on these metal layer protruding portions for the purpose of improving the reliability of connection between the wiring substrate and the semiconductor chip. In the following, a description will be given of an example of a related-art wiring substrate on which metal layer portions projecting from a surface of the wiring substrate are formed.

FIG. 1 is a cross-sectional view illustrating an example of a related-art wiring substrate. In FIG. 1, a wiring substrate 100 includes a first insulating layer 130 a, a second insulating layer 130 b, a third insulating layer 130 c, a first interconnection layer 140 a, a second interconnection layer 140 b, a protruding metal layer 160, and solder bumps 170.

In the wiring substrate 100, the first interconnection layer 140 a formed in the first insulating layer 130 a and the second interconnection layer 140 b formed in the second insulating layer 130 b are electrically connected to each other through first via holes 150 a. The first insulating layer 130 a is formed on a surface of the second insulating layer 130 b and on the first interconnection layer 140 a, and has openings 130 x that expose part of the first interconnection layer 140 a.

The third insulating layer 130 c is formed on the other surface of the second insulating layer 130 b to cover the second interconnection layer 140 b. The protruding metal layer 160 is formed in openings 130 y of the third insulating layer 130 c to partly project from a surface 100 a of the wiring substrate 100. The protruding metal layer 160 includes a Cu layer 161 and an Ni layer 162. The Cu layer 161 protrudes approximately 30 μm from the surface 100 a of the wiring substrate 100. The Ni layer 162 having a thickness of approximately 5 μm is formed on the surface of the Cu layer 161. The Cu layer 161 and the second interconnection layer 140 b are electrically connected to each other through second via holes 150 b. The solder bumps 170 are formed on the protruding metal layer 160.

In the following, a method of making the wiring substrate 100 will be described. FIGS. 2 through 6 are drawings illustrating an example of a related-art method of making a wiring substrate. In FIGS. 2 through 6, the same elements as those of FIG. 1 are referred to by the same numerals, and a description thereof may be omitted.

In the process step illustrated in FIG. 2, a carrier metal (i.e., metal plate) 110 comprised of SUS (Stainless Used Steel) having a thickness of approximately 500 μm is provided. On a surface 110 a of the carrier metal 110, an etching resist layer 120 a having a predetermined pattern is formed, and openings 120 x are farmed through the photolithography method at positions corresponding to the positions where the protruding metal layer 160 is to be formed in the wiring substrate 100. Further, an etching resist layer 120 b is formed to cover a back surface 110 b of the carrier metal 110.

In the process step illustrated in FIG. 3, etching solution to dissolve SUS is sprayed to etch the exposed areas of the surface 110 a of the carrier metal 110 in the openings 120 x of the etching resist layer 120 a. As a result, holes 110 x having a depth of approximately 20 μm and having a substantially circular plan shape are formed in the surface 110 a of the carrier metal 110.

In the process step illustrated in FIG. 4, a protruding metal layer 160 a protruding beyond the surface 110 a of the carrier metal 110 is formed in the holes 110 x. Specifically, an Au electroplating process is performed to form an electrolytic Au plate, thereby forming an Au plate layer 163 having a thickness of approximately 0.5 μm on the inner wall surfaces of the openings 110 x. An Ni electroplating process is then performed to form an electrolytic Ni plate, thereby forming an Ni plate layer 162 having a thickness of approximately 5 μm on the Au plate layer 163.

Further, a Cu electroplating process is performed to form a Cu layer 161 having a thickness (height) of approximately 30 μm on the Ni layer 162, thereby filling holes formed by the Ni layer 162 with the Cu layer 161. In this process step, it is preferable to use a Cu electrolytic plating solution for use in filled-via formation in order to readily fill the holes formed by the Ni layer 162. Through the three electroplating steps described above, the protruding metal layer 160 a including the Cu layer 161, Ni layer 162, and Au layer 163 is formed. The protruding metal layer 160 a has the Au layer 163 added to the protruding metal layer 160.

In the process step illustrated in FIG. 5, upon removal of the etching resist layer 120 a and 120 b illustrated in FIG. 4, a third insulating layer 130 c having second via holes 150 b and openings 130 y at the positions of the protruding metal layer 160 a is formed on the surface 110 a of the carrier metal 110 and on the protruding metal layer 160 a. Further, a second interconnection layer 140 b electrically connected through the second via holes 150 b to the Cu layer 161 of the protruding metal layer 160 a is formed on the third insulating layer 130 c.

After this, a second insulating layer 130 b having the first via holes 150 a is formed on the third insulating layer 130 c to cover the second interconnection layer 140 b. Moreover, a first interconnection layer 140 a electrically connected through the first via holes 150 a to the second interconnection layer 140 b is formed on the second insulating layer 130 b. Further, the first insulating layer 130 a having openings 130 x to expose part of the first interconnection layer 140 a is formed on the second insulating layer 130 b to partly cover the first interconnection layer 140 a.

In the process step illustrated in FIG. 6, etching is performed to remove the entirety of the carrier metal 110 illustrated in FIG. 5, thereby exposing the entirety of the surface 100 a of the wiring substrate 100 and the protruding metal layer 160 a. After this, the solder bumps 170 are formed on the protruding metal layer 160 a (see FIG. 1). In this process, the Au layer 163 would diffuse into the solder. In consideration of this, the solder bumps 170 are formed on the Ni layer 162 (i.e., on the protruding metal layer 160). In this manner, the wiring substrate 100 illustrated in FIG. 1 is manufactured.

The wiring substrate 100 has the protruding metal layer 160 protruding beyond the surface 100 a of the wiring substrate 100 from inside the opening 130 y of the third insulating layer 130 c. The solder bumps 170 are formed on the protruding metal layer 160.

FIG. 7 is a cross-sectional view illustrating another example of a related-art wiring substrate. In FIG. 7, a wiring substrate 200 includes an etching stop layer 210 b, a first interconnection layer 220, a CU layer 240, a second interconnection layer 250, an Ni layer 260, a first insulating layer 270, a second insulating layer 270 a, a protruding metal layer 280, a reinforcement part 290, and solder bumps 300.

In the wiring substrate 200, the first interconnection layer 220 formed in the first insulating layer 270 and the second interconnection layer 250 formed in the second insulating layer 270 a are electrically connected to each other through the CU layer 240 and the Ni layer 260. The etching stop layer 210 b is formed on the first interconnection layer 220. The protruding metal layer 280 is formed on the etching stop layer 210 b to project from a surface 200 a of the wiring substrate 200. The solder bumps 280 are formed on the protruding metal layer 280. The second insulating layer 270 a is formed on the first insulating layer 270 and on the second interconnection layer 250, and has openings 270 x that expose part of the second interconnection layer 250.

In the following, a method of making the wiring substrate 200 will be described. FIGS. 8 through 12 are drawings illustrating another example of a related-art method of making a wiring substrate. In FIGS. 8 through 12, the same elements as those of FIG. 7 are referred to by the same numerals, and a description thereof may be omitted.

In the process step illustrated in FIG. 8, a metal substrate 210 having three layers is provided. The metal substrate 210 includes a metal layer 210 a, the etching stop layer 210 b, and a metal layer 210 c. The metal substrate 210 a is made of copper or copper alloy, and is formed in a film shape having a thickness of about 80 to 150 μm, for example. The etching stop layer 210 b is made of a material having a sufficient etching selectivity ratio relative to copper or copper alloy when etching (e.g., etching using a hydrochloric-acid-based etching solution) is performed with respect to the copper or copper alloy. The metal layer 210 c is a thin metal film made of copper stacked on the surface of the etching stop layer 210 b. This metal layer 210 c is to turn into the first interconnection layer 220.

In the process step illustrated in FIG. 9, the metal layer 210 c of the metal substrate 210 having the three layer structure is patterned by photo-etching to form the first interconnection layer 220. A circuitry substrate 230 is then positioned relative to the metal substrate 210. The circuitry substrate 230 includes a metal layer 210 d, the Ni layer 260, and the CU layer 240 stacked one over another in this order, with the first insulating layer 270 covering the surface thereof. It should be noted, however, the CU layer 240 is exposed through the first insulating layer 270. The metal layer 210 d is to turn into the second interconnection layer 250.

In the process step illustrated in FIG. 10, the circuitry substrate 230 is stacked on the metal substrate 210. Specifically, the CU layer 240 of the circuitry substrate 230 is thermal-compression-bonded to the first interconnection layer 220 of the metal substrate 210 via the first insulating layer 270. At positions other than the positions of the CU layer 240, the circuitry substrate 230 and the metal substrate 210 are bonded to each other via the first insulating layer 270.

In the process step illustrated in FIG. 11, the metal layer 210 d of the circuitry substrate 230 is patterned by photo-etching to form the second interconnection layer 250. The second insulating layer 270 a is formed on the first insulating layer 270 and on the second interconnection layer 250, and has the openings 270 x that expose part of the second interconnection layer 250. Ni plating or Au plating may be applied to the second interconnection layer 250 exposed through the opening 270 x.

In the process step illustrated in FIG. 12, the metal layer 210 a made of copper illustrated in FIG. 11 is selectively etched from the back side to form the protruding metal layer 280 and the reinforcement part 290. A solder film (e.g., 10-to-50-μm thick) 300 is an etching mask used for the selective etching, and is formed by plating. The solder film 300 may be patterned through selective removal by alkali etching using a resist layer or the like as a mask. The solder film 300 is then used as an etching mask in the etching process that forms the protruding metal layer 280 and the reinforcement part 290. A reflow process is then applied to the solder film 300 to form the solder bumps 300, thereby forming the wiring substrate 200 illustrated in FIG. 7.

As described above, the wiring substrate 200 has the protruding metal layer 280 protruding from the surface 200 a of the wiring substrate 200. The solder bumps 300 are formed on the protruding metal layer 280.

A metal protruding layer formed on a related-art wiring substrate serves as a reliable connection terminal that has a sufficient height. While this is the case, it is difficult to maintain this reliability when shortening the interval between adjacent portions of the metal protruding layer. This problem will be described in the following by referring to the relevant drawings.

In FIG. 3 and the like, the holes 110 x formed by etching the carrier metal 110 are illustrated as having a rectangular cross-sectional shape. It is known, however, that their actual cross-sectional shape is not a rectangle. FIG. 13 is a drawing illustrating an example of the actual shape of holes formed by etching. As illustrated in FIG. 13, the holes 110 y formed by etching do not have a rectangular cross-section taken on a plane parallel to the XZ plane as do the holes 110 x, but have a round cross-section.

Since etching advances not only in the Z direction but also in the X direction and in the Y direction, a maximum diameter φ₁ of the holes 110 y at the etching resist layer 120 a is larger than a maximum diameter φ₂ of the openings 120 x, assuming that the openings 120 x has a circular plan shape (as viewed in the Z direction). Further, the maximum diameter φ₁ of the holes 110 y increases as a maximum depth D₁ of the holes 110 y increases. This gives rise to a problem especially when the pitch between the adjacent holes 110 y shortens. This will be described by referring to FIG. 14.

FIG. 14 is a drawing illustrating an example of shortened pitches between adjacent holes illustrated in FIG. 13. As illustrated in FIG. 14, the shorter the pitch P₁ between adjacent holes 110 y, the higher the risk of having the adjacent holes 110 y coming in contact with each other. In order for the adjacent holes 110 y not to come in contact with each other, the maximum depth D₁ may be required to be shallow. Because of this, it is difficult to provide the holes 110 y formed by etching with a large aspect ratio (D₁/φ₁). Since the protruding metal layer 160 is formed in the holes 110 y, it is difficult to form the protruding metal layer 160 having a large aspect ratio.

Further, the protruding metal layer 280 of the wiring substrate 200 is formed by etching as are the holes 110 x of the wiring substrate 100, so that its cross-sectional shape is not rectangular as illustrated in FIG. 7 and the like. As illustrated in FIG. 7 and the like, the diameter of the top end surface of the protruding metal layer 280 is smaller than the diameter of its bottom surface on the etching stop layer 210 b. Accordingly, an attempt to increase the area size of the top end surface of the protruding metal layer 280 for the purpose of improving the reliability of connection may increase the risk of having the adjacent portions of the protruding metal layer 280 coming in contact with each other. In order for the adjacent portions of the protruding metal layer 280 not to come in contact with each other, the height of the protruding metal layer 280 may be required to be small. Because of this, it is difficult to provide each piece of the protruding metal layer 280 formed by etching with a large aspect ratio.

As described above, the related-art methods of manufacturing a wiring substrate use an etching process to form a protruding metal layer, which prevents the cross-sectional shape of the protruding metal layer from being a rectangular shape, thereby failing to provide a large aspect ratio. As a result, pitches between adjacent portions of the protruding metal layer cannot be shortened while ensuring that the protruding metal layer serves as reliable connection terminals having a sufficient height. Conversely, if pitches between adjacent portions of the protruding metal layer are to be shortened, the height of the protruding metal layer needs to be lowered, which results in the reliability of connection being reduced.

-   [Patent Document 1] Japanese Patent Application Publication No.     2003-218286 -   [Patent Document 2] Japanese Patent Application Publication No.     2002-43506 -   [Patent Document 3] Japanese Patent Application Publication No.     2001-177010

SUMMARY OF THE INVENTION

It may be preferable to provide a wiring substrate, a semiconductor package having the wiring substrate, and methods of making the wiring substrate and the semiconductor package, wherein the wiring substrate has connection terminals that have high connection reliability and that are suitable for use in a narrow-pitch arrangement.

According to an embodiment, a method of making a wiring substrate includes a first metal layer forming step of forming a first metal layer on a surface of a support member, the first metal layer having at least one columnar through hole that exposes the surface of the support member, a columnar metal layer forming step of forming a columnar metal layer that fills the columnar through hole, an insulating layer forming step of forming an insulating layer on the columnar metal layer and on the first metal layer, an interconnection layer forming step of forming an interconnection layer on a first surface of the insulating layer such that the interconnection layer is electrically connected to the columnar metal layer through the insulating layer, and a protruding part forming step of forming a protruding part including at least part of the columnar metal layer by removing at least the support member and the first metal layer, the protruding part protruding from a second surface of the insulating layer opposite the first surface and serving as at least part of a connection terminal of the wiring substrate.

According to another embodiment, a method of making a semiconductor package includes providing the wiring substrate having the protruding part made by the above-described method and a semiconductor chip having at least one electrode pad; arranging the semiconductor chip on the wiring substrate such that the electrode pad faces the protruding part; and electrically connecting the protruding part to the electrode pad.

According to another embodiment, a wiring substrate includes an insulating layer; an interconnection layer formed on a first surface of the insulating layer; and a columnar protruding part protruding from a second surface of the insulating layer opposite the first surface, the columnar protruding part electrically connected to the interconnection layer.

According to another embodiment, a semiconductor package includes the wiring substrate as described above; and a semiconductor chip having at least one electrode pad, wherein the protruding part and the electrode pad are electrically connected to each other.

According to at least one embodiment, a wiring substrate, a semiconductor package having the wiring substrate, and methods of making the wiring substrate and the semiconductor package are provided wherein the wiring substrate has connection terminals that have high connection reliability and that are suitable for use in a narrow-pitch arrangement.

BRIEF DESCRIPTION OF THE DRAWINGS

Other objects and further features of the present invention will be apparent from the following detailed description when read in conjunction with the accompanying drawings, in which:

FIG. 1 is a cross-sectional view illustrating an example of a related-art wiring substrate;

FIG. 2 is a drawing (part 1) illustrating a process step of making the related-art wiring substrate;

FIG. 3 is a drawing (part 2) illustrating a process step of making the related-art wiring substrate;

FIG. 4 is a drawing (part 3) illustrating a process step of making the related-art wiring substrate;

FIG. 5 is a drawing (part 4) illustrating a process step of making the related-art wiring substrate;

FIG. 6 is a drawing (part 5) illustrating a process step of making the related-art wiring substrate;

FIG. 7 is a cross-sectional view illustrating another example of a related-art wiring substrate;

FIG. 8 is a drawing (part 1) illustrating another example of a process step of making the related-art wiring substrate;

FIG. 9 is a drawing (part 2) illustrating another example of a process step of making the related-art wiring substrate;

FIG. 10 is a drawing (part 3) illustrating another example of a process step of making the related-art wiring substrate;

FIG. 11 is a drawing (part 4) illustrating another example of a process step of making the related-art wiring substrate;

FIG. 12 is a drawing (part 5) illustrating another example of a process step of making the related-art wiring substrate;

FIG. 13 is a cross-sectional view illustrating an example of the actual shape of holes formed by etching;

FIG. 14 is a drawing illustrating an example of shortened pitches between adjacent holes illustrated in FIG. 13;

FIG. 15 is a cross-sectional view illustrating an example of a wiring substrate according to the first embodiment;

FIG. 16 is a drawing (part 1) illustrating an example of a process step of making the wiring substrate according to the first embodiment;

FIG. 17 is a drawing (part 2) illustrating an example of a process step of making the wiring substrate according to the first embodiment;

FIG. 18 is a drawing (part 3) illustrating an example of a process step of making the wiring substrate according to the first embodiment;

FIG. 19 is a drawing (part 4) illustrating an example of a process step of making the wiring substrate according to the first embodiment;

FIG. 20 is a drawing (part 5) illustrating an example of a process step of making the wiring substrate according to the first embodiment;

FIG. 21 is a drawing (part 6) illustrating an example of a process step of making the wiring substrate according to the first embodiment;

FIGS. 22A and 22B are drawings (part 7) illustrating an example of a process step of making the wiring substrate according to the first embodiment;

FIG. 23 is a drawing (part 8) illustrating an example of a process step of making the wiring substrate according to the first embodiment;

FIG. 24 is a drawing (part 9) illustrating an example of a process step of making the wiring substrate according to the first embodiment;

FIG. 25 is a drawing (part 10) illustrating an example of a process step of making the wiring substrate according to the first embodiment;

FIG. 26 is a drawing (part 11) illustrating an example of a process step of making the wiring substrate according to the first embodiment;

FIG. 27 is a drawing (part 12) illustrating an example of a process step of making the wiring substrate according to the first embodiment;

FIG. 28 is a drawing (part 13) illustrating an example of a process step of making the wiring substrate according to the first embodiment;

FIG. 29 is a drawing (part 14) illustrating an example of a process step of making the wiring substrate according to the first embodiment;

FIG. 30 is a drawing (part 15) illustrating an example of a process step of making the wiring substrate according to the first embodiment;

FIG. 31 is a cross-sectional view illustrating an example of a wiring substrate according to the second embodiment;

FIG. 32 is a drawing (part 1) illustrating an example of a process step of making the wiring substrate according to the second embodiment;

FIG. 33 is a drawing (part 2) illustrating an example of a process step of making the wiring substrate according to the second embodiment;

FIG. 34 is a drawing (part 3) illustrating an example of a process step of making the wiring substrate according to the second embodiment;

FIG. 35 is a drawing (part 4) illustrating an example of a process step of making the wiring substrate according to the second embodiment;

FIG. 36 is a cross-sectional view illustrating an example of a wiring substrate according to the third embodiment;

FIG. 37 is a cross-sectional view illustrating an example of a wiring substrate according to the fourth embodiment;

FIG. 38 is a cross-sectional view illustrating an example of a semiconductor package according to the fifth embodiment;

FIG. 39 is a drawing (part 1) illustrating an example of a process step of making the semiconductor package according to the fifth embodiment;

FIG. 40 is a drawing (part 2) illustrating an example of a process step of making the semiconductor package according to the fifth embodiment; and

FIG. 41 is a cross-sectional view illustrating an example of a semiconductor package according to the sixth embodiment.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

In the following, embodiments will be described by referring to the accompanying drawings.

First Embodiment

The first embodiment is directed to an example of a wiring substrate having a multilayer interconnection structure (i.e., having buildup interconnection layers).

Structure of Wiring Substrate of First Embodiment

In the following, a description will be first given of the configuration of a wiring substrate of the first embodiment. FIG. 15 is a cross-sectional view illustrating an example of a wiring substrate according to the first embodiment. In FIG. 15, a wiring substrate 10 has buildup interconnection layers, and includes a first insulating layer 12 a, a second insulating layer 12 b, a third insulating layer 12 c, a first interconnection layer 13 a, a second interconnection layer 13 b, a third interconnection layer 13 c, a solder resist layer 14, connection terminals 16, and a fourth metal layer 17.

The connection terminals 16 are formed on a surface 10 a of the wiring substrate 10 for connection to a semiconductor chip. Each of the connection terminals 16 includes a protruding metal layer 11 partly protruding from the surface 10 a of the wiring substrate 10 and a bump 15 formed to cover the protruding part of the protruding metal layer 11 protruding from the surface 10 a of the wiring substrate 10. The protruding metal layer 11 includes a second metal layer 11 a and a third metal layer 11 b. The structure of the protruding metal layer 11 is such that the surface of the columnar third metal layer 11 b is coated with the second metal layer 11 a. The protruding portion of the protruding metal layer 11 that protrudes from the surface 10 a of the wiring substrate 10 may hereinafter be referred to as a protruding part 11 x for the sake of convenience. Further, a surface of the protruding metal layer 11 opposite the surface in contact with the first insulating layer 12 a may be referred to as a surface 11 y. The surface 11 y is to come in contact with an electrode pad of a semiconductor chip through the solder when the semiconductor chip is mounted on the wiring substrate 10.

A first interconnection layer 13 a is formed on the first insulating layer 12 a (i.e., on the surface thereof opposite the surface on which the protruding part 11 x is formed). The second insulating layer 12 b is formed to cover the first interconnection layer 13 a and the first insulating layer 12 a, and the second interconnection layer 13 b is formed on the second insulating layer 12 b. The third insulating layer 12 c is formed to cover the second interconnection layer 13 b and the second insulating layer 12 b, and the third interconnection layer 13 c is formed on the third insulating layer 12 c.

The first interconnection layer 13 a and the third metal layer 11 b of the protruding metal layer 11 are electrically connected to each other through first via holes 12 x formed through the first insulating layer 12 a. The first interconnection layer 13 a and the second interconnection layer 13 b are electrically connected to each other through second via holes 12 y formed through the second insulating layer 12 b. Further, the second interconnection layer 13 b and the third interconnection layer 13 c are electrically connected to each other through third via holes 12 z formed through the third insulating layer 12 c.

The solder resist layer 14 having openings 14 x is formed on the third interconnection layer 13 c and on the third insulating layer 12 c. The fourth metal layer 17 is formed on the areas of the third interconnection layer 13 c that are exposed through the openings 14 x of the solder resist layer 14. The fourth metal layer 17 serves as electrode pads for connection with a mother board or the like.

In the wiring substrate 10, the protruding part 11 x has a rectangular cross-section taken on a plane parallel to the XZ plane, being different from the round shape of the related-art protruding metal layer. The protruding part 11 x has a protrusion length L₁₀ protruding from the surface 10 a of the wiring substrate 10, which is 30 to 50 μm, for example. The shape of the protruding part 11 x may be a circular column, with a diameter φ₁₀ of the surface 11 y being 60 to 70 μm, for example. A pitch P₁₀ of the protruding part 11 x may be 150 μm, for example. The shape of the protruding part 11 x is not limited to a circular column, and may generally be columnar. Namely, the shape of the protruding part 11 x may not be a circular column, but may be an ellipsoidal column or a prismatic column such as a rectangular column or a hexagonal column, for example. In the present application, the term “columnar” may refer to a three-dimensional shape having a top surface and a bottom surface substantially parallel to each other having the same area size. The cross-sectional shape of the columnar protruding part taken on a plane perpendicular to a longitudinal direction of the columnar protruding part may be substantially constant regardless of positions along the longitudinal direction, i.e., may be substantially constant through the entire length of the columnar protruding part. The columnar protruding part may have a flat end surface having a shape identical to the cross-sectional shape.

Au may be used as a material to form the second metal layer 11 a of the protruding metal layer 11. The second metal layer 11 a of the protruding metal layer 11 may be formed as an Ni and Au layer having an Ni layer and an Au layer stacked in this order on the third metal layer 11 b of the protruding metal layer 11, or may be formed as an Ni, Pd, and Au layer having an Ni layer, a Pd layer, and an Au layer stacked in this order on the third metal layer 11 b. Cu or the like may be used as a material to form the third metal layer 11 b of the protruding metal layer 11. An alloy including Pb, an alloy of Sn and Cu, an alloy of Sn and Ag, or an alloy of Sn, Ag, and Cu may be used as a material to form the solder bump 15.

Since the protruding part 11 x has a rectangular cross-section taken on a plane parallel to the XZ plane, the aspect ratio (L₁₀/φ₁₀) is large. Connection terminals that can properly be used in a narrow-pitch arrangement are thus provided. Further, the rectangular cross-section parallel to the XZ plane makes it possible to provide the surface 11 y of a large area size, which comes in contact with an electrode pad of a semiconductor chip through solder when the semiconductor chip is mounted on the wiring substrate, thereby providing a connection terminal having high connection reliability. The structure of the wiring substrate of the first embodiment has been described above.

Method of Making Wiring Substrate of First Embodiment

In the following, a description will be given of a method of making a wiring substrate of the first embodiment. FIGS. 16 through 30 are drawings illustrating examples of process steps for making a wiring substrate according to the first embodiment. In FIGS. 16 through 30, the same elements as those of FIG. 15 are referred to by the same numerals, and a description thereof may be omitted.

In the process step illustrated in FIG. 16, a support member 21 is provided. The support member 21 has a surface 21 a. In this embodiment, a Cu foil may be used as the support member 21. The thickness of the support member 21 may be 35 to 100 μm, for example. In the process step illustrated in FIG. 17, a resist layer 22 is formed on the surface 21 a of the support member 21. (In actuality, the surface of the support member 21 opposite the surface 21 a is also covered with a resist layer.) A dry film may be used as the resist layer 22. The thickness of the resist layer 22 may be 30 to 50 μm, for example.

In the process step illustrated in FIG. 18, a patterning process is performed with respect to the resist layer 22 to remove the resist layer 22 except at the positions where the protruding metal layer 11 is to be formed. The shape of the remaining portions of the resist layer 22 may be a circular column, with a diameter φ₁₀ of its cross-section being 60 to 70 μm, for example. The shape of the remaining portions of the resist layer 22 is not limited to a circular column, and may generally be columnar. Namely, the shape of the remaining portions of the resist layer 22 may not be a circular column, but may be an ellipsoidal column or a prismatic column such as a rectangular column or a hexagonal column. A pitch P₁₀ of the remaining portions of the resist layer 22 may be 150 μm, for example.

In the process step illustrated in FIG. 19, a first metal layer 23 is formed on the surface 21 a of the support member 21 by electrolytic plating that utilizes the support member 21 as a power feeding layer for electroplating. The first metal layer 23 is formed on the surface 21 a of the support member 21 in the areas where no resist layer 22 remains. The first metal layer 23 is to be removed by etching together with the support member 21 in the process step illustrated in FIG. 30, which will be described later. Because of this, the support member 21 and the first metal layer 23 are preferably made of materials that are removable by the same etching solution. Specifically, Cu may preferably be used as the material for the first metal layer 23 because a Cu foil is used as the support member 21 in the present embodiment. A thickness T₁₀ of the first metal layer 23 may be 30 to 50 μm, for example. The thickness T₁₀ of the first metal layer 23 controls the protrusion length L₁₀ of the protruding part 11 x protruding from the surface 10 a of the wiring substrate 10. In other words, the protrusion length L₁₀ of the protruding part 11 x protruding from the surface 10 a of the wiring substrate 10 will be substantially equal to the thickness T₁₀ of the first metal layer 23.

In the process step illustrated in FIG. 20, the resist layer 22 illustrated in FIG. 19 is removed to form openings 23 x. In this manner, the first metal layer 23 having the openings 23 x serving as cylindrical through holes for exposing the surface 21 a of the support member 21 is formed on the surface 21 a of the support member 21. In the process step illustrated in FIG. 21, a resist layer is formed on the first metal layer 23. The resist layer 24 has openings having the same shapes as the shapes of the openings 23 x. A dry film may be used as the resist layer 24. The thickness of the resist layer 24 may be 30 to 50 μm, for example.

In the process step illustrated in FIGS. 22A and 22B, electrolytic plating that utilizes the support member 21 and the first metal layer 23 as power feeding layers for electroplating is performed to form the second metal layer 11 a and the third metal layer 11 b stacked in this order in the openings 23 x to form the protruding metal layer 11. The second metal layer 11 a is formed to cover the surface 21 a of the support member 21 exposed through the openings 23 x and to cover or coat the inner wall surfaces of the openings 23 x. The second metal layer 11 a may have a substantially constant thickness on the surface 21 a and on the inner wall surface, such that an inner hole made by the opening 23 x coated with the second metal layer 11 a has substantially the same shape as the opening 23 x, with a reduced size. The third metal layer 11 b is formed on the second metal layer 11 a to at least fully fill the openings 23 x. The material of the second metal layer 11 a may be Au, for example. The material of the third metal layer 11 b may be Cu, for example (see FIG. 22A).

The second metal layer 11 a may have a structure in which plural metal layers made of different materials are stacked one over another. FIG. 22B illustrates an example of the second metal layer 11 a having a structure in which plural metal layers made of different materials are stacked one over another. In the second metal layer 11 a illustrated in FIG. 22B, a metal layer 11 c may be formed as an Au layer with a layer thickness of approximately 1 μm, for example, a metal layer 11 d formed as a Pd layer with a layer thickness of approximately 1 μm, for example, and a metal layer 11 e formed as an Ni layer with a layer thickness of approximately 5 μm, for example. Another example of the second metal layer 11 a having a structure in which plural metal layers made of different materials are stacked one over another may have an Au and Ni layer including an Au layer and an Ni layer stacked in this order.

In the process step illustrated in FIG. 23, the resist layer 24 illustrated in FIG. 22A is removed. In the process step illustrated in FIG. 24, a first insulating layer 12 a is formed on the first metal layer 23 to cover the third metal layer 11 b of the protruding metal layer 11. The material of the first insulating layer 12 a may be a resin such as an epoxy-system resin or a polyimide-system resin. An example of a method of forming the first insulating layer 12 a is to laminate the first metal layer 23 with a resin film, to press the resin film, and to cure the resin film by performing a heat treatment using a temperature of approximately 190 degrees Celsius, thereby forming the first insulating layer 12 a.

In the process step illustrated in FIG. 25, a laser process or the like is performed with respect to the first insulating layer 12 a formed on the support member 21 to form the first via holes 12 x penetrating through the first insulating layer 12 a, such that the third metal layer 11 b of the protruding metal layer 11 is exposed. A photosensitive resist film may be used as the first insulating layer 12 a, which may be patterned by photolithography to form the first via holes 12 x. Alternatively, a resist film having openings formed by screen printing may be used for patterning to form the first via holes 12 x.

In the process step illustrated in FIG. 26, a first interconnection layer 13 a is formed on the first insulating layer 12 a, and is electrically connected to the third metal layer 11 b of the protruding metal layer 11 that is exposed through the first via holes 12 x. The material of the first interconnection layer 13 a may be Cu, for example. The first interconnection layer 13 a may be formed by use of a semi-additive method, for example.

An example of forming the first interconnection layer 13 a by use of a semi-additive method will be described below in more detail. First, an electroless plating or sputtering method is employed to form a Cu seed layer (not shown) on the first insulating layer 12 a and in the first via holes 12 x. Next, a resist layer (not shown) having openings at the positions of the first interconnection layer 13 a is formed. Then, electrolytic plating is performed by using the Cu seed layer as a plating power feed layer to form a Cu layer pattern (not shown) in the openings of the resist layer.

The resist layer is thereafter removed, followed by etching the Cu seed layer by using the Cu layer pattern as a mask, thereby obtaining the first interconnection layer 13 a. As a method of forming the first interconnection layer 13 a, a subtractive method or other types of methods for forming interconnections may be used in place of the semi-additive method described above.

In the process step illustrated in FIG. 27, process steps similar to those described above are repeated to stack the first interconnection layer 13 a through the third interconnection layer 13 c and the first insulating layer 12 a through the third insulating layer 12 c. Namely, the second insulating layer 12 b is formed to cover the first interconnection layer 13 a and the first insulating layer 12 a, followed by forming the second via holes 12 y through the second insulating layer 12 b on the first interconnection layer 13 a.

Moreover, the second interconnection layer 13 b connected through the second via holes 12 y to the first interconnection layer 13 a is formed on the second insulating layer 12 b. The material of the second interconnection layer 13 b may be Cu, for example. The second interconnection layer 13 b may be formed by use of a semi-additive method, for example.

Further, the third insulating layer 12 c is formed to cover the second interconnection layer 13 b and the second insulating layer 12 b, followed by forming the third via holes 12 z through the third insulating layer 12 c on the second interconnection layer 13 b. The third interconnection layer 13 c connected through the third via holes 12 z to the second interconnection layer 13 b is formed on the third insulating layer 12 c. The material of the third interconnection layer 13 c may be Cu, for example. The third interconnection layer 13 c may be formed by use of a semi-additive method, for example.

In this manner, the buildup interconnection layers are formed on the surface 21 a of the support member 21. Three buildup interconnection layers (i.e., the first interconnection layer 13 a through third interconnection layer 13 c) are formed in this embodiment. This is not a limiting example, and n (n: positive integer) buildup interconnection layers may be formed.

In the process step illustrated in FIG. 28, a solder resist layer 14 is formed by applying solder resist on the third insulating layer 12 c and on the third interconnection layer 13 c. A photosensitive resin component including an epoxy-system resin, an imide-system resin, or the like may be used as the material of the solder resist layer 14.

In the process step illustrated in FIG. 29, the solder resist layer 14 is exposed to light for development, thereby forming the openings 14 x. As a result, part of the third interconnection layer 13 c is exposed through the openings 14 x of the solder resist layer 14. A fourth metal layer 17 is then formed by electroless plating or the like on the areas of the third interconnection layer 13 c that are exposed through the openings 14 x of the solder resist layer 14. The fourth metal layer 17 serves as electrode pads for connection with a mother board or the like.

An example of the fourth metal layer 17 includes an Ni and Au layer comprised of an Ni layer and Au layer stacked one over another in this order, and also includes an Ni, Pd, and Au layer comprised of an Ni layer, a Pd layer, and an Au layer stacked one over another in this order. In place of the fourth metal layer 17, an OSP (organic solderability preservative) process may be applied to the areas of the third interconnection layer 13 c that are exposed through the openings 14 x of the solder resist layer 14.

In the process step illustrated in FIG. 30, the support member 21 and the first metal layer 23 illustrated in FIG. 29 are removed to cause at least part of the protruding metal layer 11 (i.e., the second metal layer 11 a and the third metal layer 11 b) to protrude from the first insulating layer 12 a, thereby forming the cylindrical protruding part 11 x. The protrusion length L₁₀ of the protruding part 11 x corresponds to the thickness T₁₀ of the first metal layer 23 illustrated in FIG. 19, and is 30 to 50 μm, for example.

In the case that both the support member 21 and the first metal layer 23 are made of Cu, the support member 21 and the first metal layer 23 are removable by the same etching solution. For example, wet etching using aqueous ferric chloride, aqueous copper chloride, aqueous ammonium persulfate, or the like may be performed to remove the support member and the first metal layer 23. Since the second metal layer 11 a of the protruding metal layer 11 is made of a material (e.g., Au) other than Cu, the support member 21 and the first metal layer 23 are selectively removed by etching without removing the second metal layer 11 a.

Solder bumps 15 are then formed to cover the protruding part 11 x of the protruding metal layer 11, thereby forming the wiring substrate 10 illustrated in FIG. 15. Specifically, solder paste is printed to cover the protruding part 11 x of the protruding metal layer 11, followed by performing a reflow process to form the solder bumps 15, for example. An alloy including Pb, an alloy of Sn and Cu, an alloy of Sn and Ag, or an alloy of Sn, Ag, and Cu may be used as a material to form the solder bump 15. The protruding metal layer 11 and the solder bumps 15 constitute the connection terminals 16, which are used for connection with a semiconductor chip.

The solder bumps 15 may not be formed on the wiring substrate 10. For example, solder bumps may be formed on electrode pads of a semiconductor chip that is to be mounted on the wiring substrate 10. These solder bumps formed on the semiconductor chip and the protruding part 11 x of the protruding metal layer 11 of the wiring substrate 10 may be electrically connected. The method of forming a wiring substrate of the first embodiment has been described above.

According to the first embodiment, an opening for forming a protruding metal layer is not formed by etching as in the related-art methods, but is formed by plating. Because of this, the shape of the part (i.e., protruding part) of the protruding metal layer that protrudes from the surface of the wiring substrate is made into a columnar shape. That is, the cross-section of the protruding part, has a rectangular shape rather than a round shape. As a result, the aspect ratio of the protruding part of the protruding metal layer is increased. Connection terminals that can properly be used in a narrow-pitch arrangement are thus provided. Further, it is possible to provide the protruding part of the protruding metal layer with a surface of a large area size, which comes in contact with an electrode pad of a semiconductor chip through solder when the semiconductor chip is mounted on the wiring substrate, thereby providing a connection terminal having high connection reliability.

Second Embodiment

The second embodiment is directed to another example of a wiring substrate having a multilayer interconnection structure (i.e., having buildup interconnection layers). In respect of the second embodiment, a description may be omitted for those parts which are in common with the first embodiment, and those parts which differ from the first embodiment will mainly be described.

Structure of Wiring Substrate of Second Embodiment

In the following, a description will be first given of the configuration of a wiring substrate of the second embodiment. FIG. 31 is a cross-sectional view illustrating an example of a wiring substrate according to the second embodiment. In FIG. 31, a wiring substrate 30 has buildup interconnection layers, and includes a first insulating layer 12 a, a second insulating layer 12 b, a third insulating layer 12 c, a first interconnection layer 13 a, a second interconnection layer 13 b, a third interconnection layer 13 c, a solder resist layer 14, connection terminals 36, and a fourth metal layer 17.

The connection terminals 36 are formed on a surface 30 a of the wiring substrate 30 for connection to a semiconductor chip. Each of the connection terminals 36 includes a protruding metal layer 31 partly protruding from the surface 30 a of the wiring substrate 30 and a bump 35 formed to cover the protruding metal layer 31. The first interconnection layer 13 a and the protruding metal layer 31 are electrically connected to each other through first via holes 12 x formed through the first insulating layer 12 a. The protruding portion of the protruding metal layer 31 that protrudes from the surface 30 a of the wiring substrate 30 may hereinafter be referred to as a protruding part 31 x for the sake of convenience. Further, a surface of the protruding metal layer 31 opposite the surface in contact with the first insulating layer 12 a may be referred to as a surface 31 y. The surface 31 y is to come in contact with an electrode pad of a semiconductor chip through the solder when the semiconductor chip is mounted on the wiring substrate 30.

In the wiring substrate 30, the protruding part 31 x has a rectangular cross-section taken on a plane parallel to the XZ plane, being different from the round shape of the related-art protruding metal layer. The protruding part 31 x has a protrusion length L₃₀ protruding from the surface 30 a of the wiring substrate 30, which is 30 to 50 μm, for example. The shape of the protruding part 31 x may be a circular column, with a diameter φ₃₀ of the surface 31 y being 60 to 70 μm, for example. A pitch P₃₀ of the protruding part 31 x may be 150 μm, for example. The shape of the protruding part 31 x is not limited to a circular column, and may generally be columnar. Namely, the shape of the protruding part 31 x may not be a circular column, but may be an ellipsoidal column or a prismatic column such as a rectangular column or a hexagonal column.

Cu or the like may be used as the material of the protruding metal layer 31. An alloy including Pb, an alloy of Sn and Cu, an alloy of Sn and Ag, or an alloy of Sn, Ag, and Cu may be used as a material to form the solder bump 35.

Since the protruding part 31 x has a rectangular cross-section taken on a plane parallel to the XZ plane, the aspect ratio (L₃₀/φ₃₀) is large. Connection terminals that can properly be used in a narrow-pitch arrangement are thus provided. Further, the rectangular cross-section parallel to the XZ plane makes it possible to provide the surface 31 y of a large area size, which comes in contact with an electrode pad of a semiconductor chip through solder when the semiconductor chip is mounted on the wiring substrate, thereby providing a connection terminal having high connection reliability. The structure of the wiring substrate of the second embodiment has been described above.

Method of Making Wiring Substrate of Second Embodiment

In the following, a description will be given of a method of making a wiring substrate of the second embodiment. FIGS. 32 through 35 are drawings illustrating examples of process steps for making a wiring substrate according to the second embodiment. In FIGS. 32 through 35, the same elements as those of FIG. 31 are referred to by the same numerals, and a description thereof may be omitted.

First, the process steps the same as those illustrated in FIGS. 16 through 21 used in the first embodiment are performed. In the process step illustrated in FIG. 32, electrolytic plating that utilizes the support member 21 and the first metal layer 23 as power feeding layers for electroplating is performed to form the second metal layer 11 a and the protruding metal layer 31 stacked in this order in the openings 23 x. The second metal layer 11 a is formed to cover the surface 21 a of the support member 21 exposed through the openings 23 x and to cover or coat the inner wall surfaces of the openings 23 x. The protruding metal layer 31 is formed on the second metal layer 11 a to at least fully fill the openings 23 x.

The second metal layer 11 a is made of a material that is not removable by an etching solution that removes the support member 21 and the first metal layer 23 in the process step illustrated in FIG. 34, which will be described later. Further, the second metal layer 11 a is made of a material that can be selectively etched relative to the protruding metal layer 31 in the process step illustrated in FIG. 35, which will be described later. When Cu is used to form the support member 21, the first metal layer 23, and the protruding metal layer 31, for example, Ni may be used to form the second metal layer 11 a.

Next, the process steps which are the same as those illustrated in FIGS. 23 through 29 used in the first embodiment are performed to produce a structure illustrated in FIG. 33. In the process step illustrated in FIG. 34, the support member 21 and the first metal layer 23 illustrated in FIG. 33 are removed to cause the second metal layer 11 a and at least a part of the protruding metal layer 31 to protrude from the first insulating layer 12 a. A protrusion length L₃₁ of the second metal layer 11 a and the protruding part of the protruding metal layer 31 protruding from the first insulating layer 12 a corresponds to the thickness T₁₀ of the first metal layer 23 illustrated in FIG. 19, and is 30 to 50 μm, for example.

In the case that both the support member 21 and the first metal layer 23 are made of Cu, the support member 21 and the first metal layer 23 are removable by the same etching solution. For example, wet etching using aqueous ferric chloride, aqueous copper chloride, aqueous ammonium persulfate, or the like may be performed to remove the support member and the first metal layer 23. Since the second metal layer 11 a is made of a material (e.g., Ni) that is not removable by an etching solution for removing the support member 21 and the first metal layer 23, the support member 21 and the first metal layer 23 can be selectively removed by etching without removing the second metal layer 11 a.

In the process step illustrated in FIG. 35, the second metal layer 11 a illustrated in FIG. 34 is removed. Since the second metal layer 11 a is made of a material (e.g. Ni) that can be selectively etched relative to the protruding metal layer 31 (e.g., Cu), the second metal layer 11 a can be selectively removed by etching without removing the protruding metal layer 31. As a result, part of the protruding metal layer 31 protrudes from the first insulating layer 12 a. The thickness of the second metal layer 11 a is a few micrometers, so that the protrusion length L₃₀ of the protruding part 31 x is approximately equal to the protrusion length L₃₀ illustrated in FIG. 34, and is approximately 30 to 50 μm, for example.

When the protruding metal layer 31 is Cu and the second metal layer 11 a is Ni, for example, wet etching employing a nickel remover may be performed to selectively remove only the second metal layer 11 a. A commercially available nickel remover such as EBASTRIP manufactured by EBARA-UDYLITE CO., LTD., MELSTRIP manufactured by Meltex Inc., or MEC REMOVER manufactured by MEC CO., LTD may be used.

Solder bumps 35 are then formed to cover the protruding metal layer 31, thereby forming the wiring substrate 30 illustrated in FIG. 31. Specifically, solder paste is printed to cover the protruding part 31 x of the protruding metal layer 31, followed by performing a reflow process to form the solder bumps 35, for example. An alloy including Pb, an alloy of Sn and Cu, an alloy of Sn and Ag, or an alloy of Sn, Ag, and Cu may be used as a material to form the solder bump 35. The protruding metal layer 31 and the solder bumps 35 constitute the connection terminals 36, which are used for connection with a semiconductor chip.

The solder bumps 35 may not be formed on the wiring substrate 30. For example, solder bumps may be formed on electrode pads of a semiconductor chip that is to be mounted on the wiring substrate 30. These solder bumps formed on the semiconductor chip and the protruding part 31 x of the protruding metal layer 31 of the wiring substrate 30 may be electrically connected. The method of forming a wiring substrate of the second embodiment has been described above.

According to the second embodiment, an opening for forming a protruding metal layer is not formed by etching as in the related-art methods, but is formed by plating. Because of this, the shape of the part (i.e., protruding part) of the protruding metal layer that protrudes from the surface of the wiring substrate is made into a columnar shape. That is, the cross-section of the protruding part has a rectangular shape rather than a round shape. As a result, the aspect ratio of the protruding part of the protruding metal layer is increased. Connection terminals that can properly be used in a narrow-pitch arrangement are thus provided. Further, it is possible to provide the protruding part of the protruding metal layer with a surface of a large area size, which comes in contact with an electrode pad of a semiconductor chip through solder when the semiconductor chip is mounted on the wiring substrate, thereby providing a connection terminal having high connection reliability.

Third Embodiment

The third embodiment is directed to another example of a wiring substrate having a multilayer interconnection structure (i.e., having buildup interconnection layers). In respect of the third embodiment, a description may be omitted for those parts which are in common with the first embodiment, and those parts which differ from the first embodiment will mainly be described.

Structure of Wiring Substrate of Third Embodiment

In the following, a description will be first given of the configuration of a wiring substrate of the third embodiment. FIG. 36 is a cross-sectional view illustrating an example of a wiring substrate according to the third embodiment. In FIG. 36, a wiring substrate 50 has buildup interconnection layers, and includes a first insulating layer 12 a, a second insulating layer 12 b, a third insulating layer 12 c, a first interconnection layer 13 a, a second interconnection layer 13 b, a third interconnection layer 13 c, a solder resist layer 14, connection terminals 56, and a fourth metal layer 17.

Unlike the wiring substrate 10, a chip mount surface of the wiring substrate 50 is the side on which the fourth metal layer 17 is formed. The fourth metal layer 17 serves as connection terminals for connection to the semiconductor chip. Pitches between the portions of the fourth metal layer 17 are designed to correspond to the pitches (e.g., 150 μm) of electrode pads formed on the semiconductor chip that is to be mounted. The connection terminals are used for connection with a mother board or the like. A pitch P₅₀ of the connection terminals 56 is formed wider than the pitch of the portions of the fourth metal layer 17 in order to match a pitch between connection terminals on the mother board or the like.

The connection terminals 56 are formed on a surface 50 a of the wiring substrate 50. Each of the connection terminals 56 includes a protruding metal layer 51 partly protruding from the surface 50 a of the wiring substrate 50 and a solder bump 55 formed to cover the protruding part of the protruding metal layer 51 protruding from the surface 50 a of the wiring substrate 50. The protruding portion of the protruding metal layer 51 that protrudes from the surface 50 a of the wiring substrate 50 may hereinafter be referred to as a protruding part 51 x for the sake of convenience. Further, a surface of the protruding metal layer 51 opposite the surface in contact with the first insulating layer 12 a may be referred to as a surface 51 y. The surface 51 y is to come in contact with an electrode pad of a mother board or the like through the solder when the wiring substrate 50 and the mother board or the like are connected to each other.

In the wiring substrate 50, the protruding part 51 x has a rectangular cross-section taken on a plane parallel to the XZ plane, being different from the round shape of the related-art protruding metal layer. The protruding part 51 x has a protrusion length L₅₀ protruding from the surface 50 a of the wiring substrate 50, which is 30 to 50 μm, for example. The shape of the protruding part 51 x may be a circular column, with a diameter φ₅₀ of the surface 51 y being 100 to 200 μm, for example. A pitch P₅₀ of the protruding part 51 x may be 500 μm, for example. The shape of the protruding part 51 x is not limited to a circular column, and may generally be columnar. Namely, the shape of the protruding part 51 x may not be a circular column, but may be an ellipsoidal column or a prismatic column such as a rectangular column or a hexagonal column.

The protruding metal layer 51 includes a second metal layer 51 a and a third metal layer 51 b. The structure of the protruding metal layer 51 is such that the surface of the columnar third metal layer 51 b is coated with the second metal layer 51 a. The material of the second metal layer 51 a may be Au, for example. The second metal layer 51 a may be formed as an Ni and Au layer having an Ni layer and an Au layer stacked in this order on the third metal layer 51 b, or may be formed as an Ni, Pd, and Au layer having an Ni layer, a Pd layer, and an Au layer stacked in this order on the third metal layer 51 b. The material of the third metal layer 51 b may be Cu, for example. An alloy including Pb, an alloy of Sn and Cu, an alloy of Sn and Ag, or an alloy of Sn, Ag, and Cu may be used as a material to form the solder bump 55.

The remaining structure of the wiring substrate 50 is the same as the structure of the wiring substrate 10, and a description thereof will be omitted. The method of forming the wiring substrate 50 is the same as the method of forming the wiring substrate 10, and a description thereof will be omitted.

According to the third embodiment, an opening for forming a protruding metal layer is not formed by etching as in the related-art methods, but is formed by plating. Because of this, the shape of the part (i.e., protruding part) of the protruding metal layer that protrudes from the surface of the wiring substrate is made into a columnar shape. That is, the cross-section of the protruding part has a rectangular shape rather than a round shape. Further, it is possible to provide the protruding metal layer with a surface of a large area size, which comes in contact with an electrode pad of a mother board or the like through solder when connected to the mother board or the like, thereby providing a connection terminal having high connection reliability.

Fourth Embodiment

The fourth embodiment is directed to another example of a wiring substrate having a multilayer interconnection structure (i.e., having buildup interconnection layers). In respect of the fourth embodiment, a description may be omitted for those parts which are in common with the second embodiment, and those parts which differ from the second embodiment will mainly be described.

Structure of Wiring Substrate of Fourth Embodiment

In the following, a description will be first given of the configuration of a wiring substrate of the fourth embodiment. FIG. 37 is a cross-sectional view illustrating an example of a wiring substrate according to the fourth embodiment. In FIG. 37, a wiring substrate 60 has buildup interconnection layers, and includes a first insulating layer 12 a, a second insulating layer 12 b, a third insulating layer 12 c, a first interconnection layer 13 a, a second interconnection layer 13 b, a third interconnection layer 13 c, a solder resist layer 14, connection terminals 66, and a fourth metal layer 17.

Unlike the wiring substrate 30, a chip mount surface of the wiring substrate 60 is the side on which the fourth metal layer 17 is formed. The fourth metal layer 17 serves as connection terminals for connection to the semiconductor chip. Pitches between the portions of the fourth metal layer 17 are designed to correspond to the pitches (e.g., 150 μm) of electrode pads formed on the semiconductor chip that is to be mounted. The connection terminals are used for connection with a mother board or the like. A pitch P₆₀ of the connection terminals 66 is formed wider than the pitch of the portions of the fourth metal layer 17 in order to match a pitch between connection terminals on the mother board or the like.

The connection terminals 66 are formed on a surface 60 a of the wiring substrate 60. Each of the connection terminals 66 includes a protruding metal layer 61 partly protruding from the surface 60 a of the wiring substrate 60 and a solder bump 65 formed to cover the protruding part of the protruding metal layer 61 protruding from the surface 60 a of the wiring substrate 60. The protruding portion of the protruding metal layer 61 that protrudes from the surface 60 a of the wiring substrate 60 may hereinafter be referred to as a protruding part 61 x for the sake of convenience. Further, a surface of the protruding metal layer 61 opposite the surface in contact with the first insulating layer 12 a may be referred to as a surface 61 y. The surface 61 y is to come in contact with an electrode pad of a mother board or the like through the solder when the wiring substrate 60 and the mother board or the like are connected to each other.

In the wiring substrate 60, the protruding part 61 x has a rectangular cross-section taken on a plane parallel to the XZ plane, being different from the round shape of the related-art protruding metal layer. The protruding part 61 x has a protrusion length L₆₀ protruding from the surface 60 a of the wiring substrate 60, which is 30 to 50 μm, for example. The shape of the protruding part 61 x may be a circular column, with a diameter φ₆₀ of the surface 61 y being 100 to 200 μm, for example. A pitch P₆₀ of the protruding part 61 x may be 500 μm, for example. The shape of the protruding part 61 x is not limited to a circular column, and may generally be columnar. Namely, the shape of the protruding part 61 x may not be a circular column, but may be an ellipsoidal column or a prismatic column such as a rectangular column or a hexagonal column.

Cu or the like may be used as the material of the protruding metal layer 61. An alloy including Pb, an alloy of Sn and Cu, an alloy of Sn and Ag, or an alloy of Sn, Ag, and Cu may be used as a material to form the solder bump 65.

The remaining structure of the wiring substrate 60 is the same as the structure of the wiring substrate 30, and a description thereof will be omitted. The method of forming the wiring substrate 60 is the same as the method of forming the wiring substrate 30, and a description thereof will be omitted.

According to the fourth embodiment, an opening for forming a protruding metal layer is not formed by etching as in the related-art methods, but is formed by plating. Because of this, the shape of the part (i.e., protruding part) of the protruding metal layer that protrudes from the surface of the wiring substrate is made into a columnar shape. That is, the cross-section of the protruding part has a rectangular shape rather than a round shape. Further, it is possible to provide the protruding metal layer with a surface of a large area size, which comes in contact with an electrode pad of a mother board or the like through solder when connected to the mother board or the like, thereby providing a connection terminal having high connection reliability.

Fifth Embodiment

The fifth embodiment is directed to an example of a semiconductor package in which a semiconductor chip is mounted on a wiring substrate having buildup interconnection layers. In respect of the fifth embodiment, a description may be omitted for those parts which are in common with the first embodiment, and those parts which differ from the first embodiment will mainly be described.

Structure of Semiconductor Package of Fifth Embodiment

In the following, a description will be first given of the configuration of a semiconductor package of the fifth embodiment. FIG. 38 is a cross-sectional view illustrating an example of a semiconductor package according to the fifth embodiment. In FIG. 38, the same elements as those of FIG. 15 are referred to by the same numerals, and a description thereof may be omitted. In FIG. 38, a semiconductor package 70 includes a wiring substrate 10 illustrated in FIG. 15, a semiconductor chip 71, and an underfill resin 75.

The semiconductor chip 71 includes a chip and electrode pads 73. The chip 72 has a semiconductor integrated circuit (not shown) formed on a semiconductor substrate (not shown) that is a thin plate made of silicon or the like. The electrode pads 73 are formed on the chip 72. The electrode pads 73 are electrically connected to the semiconductor integrated circuit (not shown). Au or the like may be used as the material of the electrode pads 73. The solder bumps 15 of the wiring substrate 10 are electrically connected to the electrode pads 73 of the semiconductor chip 71 upon being melted. The underfill resin 75 fills the gap between the semiconductor chip 71 and the surface 10 a of the wiring substrate 10.

Since the cross-section of the protruding part 11 x of the wiring substrate 10 is rectangular, the area size of the surface fly that opposes the electrode pads 73 across the melted solder bumps 15 is increased. Connection terminals having high connection reliability are thus provided. The structure of the semiconductor package of the fifth embodiment has been described above.

Method of Making Semiconductor Package of Fifth Embodiment

In the following, a description will be given of a method of making a semiconductor package of the fifth embodiment. FIGS. 39 and 40 are drawings illustrating examples of process steps for making a semiconductor package according to the fifth embodiment. In FIGS. 39 and 40, the same elements as those of FIG. 38 are referred to by the same numerals, and a description thereof may be omitted.

First, the wiring substrate 10 illustrated in FIG. 15 is provided. In the process step illustrated in FIG. 39, the wiring substrate 10 and the semiconductor chip 71 are arranged, such that the surface of the wiring substrate 10 on which the connection terminals 16 are formed are opposed to the surface of the semiconductor chip 71 on which the electrode pads 73 are formed, and such that the connection terminals 16 and the electrode pads 73 are positioned to face each other.

In the process step illustrated in FIG. 40, the solder bumps 15 of the connection terminals 16 are heated to 230 degrees Celsius, for example, to melt the solder. As a result, the protruding metal layer 11 of the connection terminals 16 is electrically connected to the electrode pads 73. If solder is formed on each of the electrode pads 73, the solder on each electrode pad 73 and each solder bump 15 are melted into one bump. After this, the underfill resin 75 is injected to fill the gap between the semiconductor chip 71 and the surface 10 a of the wiring substrate 10, thereby completing the semiconductor package 70 illustrated in FIG. 38.

According to the fifth embodiment, a semiconductor package is manufactured that has a semiconductor chip mounted on a wiring substrate via connection terminals or the like. In this configuration, the connection terminals of the wiring substrate have a columnar protruding part, with the cross-section thereof having a rectangular shape rather than a round shape. Because of this, it is possible to provide the protruding part with a surface of a large area size, which comes in contact with an electrode pad of a semiconductor chip through solder, thereby improving connection reliability between the wiring substrate and the semiconductor chip in the semiconductor package.

Sixth Embodiment

The sixth embodiment is directed to another example of a semiconductor package in which a semiconductor chip is mounted on a wiring substrate having buildup interconnection layers. In respect of the sixth embodiment, a description may be omitted for those parts which are in common with the second embodiment, and those parts which differ from the second embodiment will mainly be described.

Structure of Semiconductor Package of Sixth Embodiment

In the following, a description will be first given of the configuration of a semiconductor package of the sixth embodiment. FIG. 41 is a cross-sectional view illustrating an example of a semiconductor package according to the sixth embodiment. In FIG. 41, the same elements as those of FIG. 31 are referred to by the same numerals, and a description thereof may be omitted. In FIG. 41, a semiconductor package 80 includes a wiring substrate 30 illustrated in FIG. 31, a semiconductor chip 71, and an underfill resin 75.

The semiconductor chip 71 includes a chip 72 and electrode pads 73. The chip 72 has a semiconductor integrated circuit (not shown) formed on a semiconductor substrate (not shown) that is a thin plate made of silicon or the like. The electrode pads 73 are formed on the chip 72. The electrode pads 73 are electrically connected to the semiconductor integrated circuit (not shown). Au or the like may be used as the material of the electrode pads 73. The solder bumps 35 of the wiring substrate 30 are electrically connected to the electrode pads 73 of the semiconductor chip 71 upon being melted. The underfill resin 75 fills the gap between the semiconductor chip 71 and the surface 30 a of the wiring substrate 30.

Since the cross-section of the protruding part 31 x of the wiring substrate 30 is rectangular, the area size of the surface 31 y that opposes the electrode pads 73 across the melted solder bumps 35 is increased. Connection terminals having high connection reliability are thus provided. The structure of the semiconductor package of the sixth embodiment has been described above. The method of making the semiconductor package of the sixth embodiment is similar to the method of making the semiconductor package of the fifth embodiment, and a description thereof will be omitted.

According to the sixth embodiment, a semiconductor package is manufactured that has a semiconductor chip mounted on a wiring substrate via connection terminals or the like. In this configuration, the connection terminals of the wiring substrate have a columnar protruding part, with the cross-section thereof having a rectangular shape rather than a round shape. Because of this, it is possible to provide the protruding part with a surface of a large area size, which comes in contact with an electrode pad of a semiconductor chip through solder, thereby improving connection reliability between the wiring substrate and the semiconductor chip in the semiconductor package.

Further, the present invention is not limited to these embodiments, but various variations and modifications may be made without departing from the scope of the present invention.

For example, the above-described embodiments have been directed to examples in which interconnection layers are formed by use of a semi-additive method. This is not a limiting example, and interconnection layers may be formed by a different method such as a subtractive method or the like. Further, in the above-described embodiments, the protruding metal layer 11, 31, 51, or 61 may alone form the connection terminals 16, 36, 56, or 66 without the provision of the bumps 15, 35, 55, or 65, respectively.

The present application is based on Japanese priority application No. 2009-099989 filed on Apr. 16, 2009, with the Japanese Patent Office, the entire contents of which are hereby incorporated by reference. 

What is claimed is:
 1. A wiring substrate, comprising: an insulating layer; an interconnection layer formed on a first surface of the insulating layer; and a columnar protruding part protruding from a second surface of the insulating layer opposite the first surface, the columnar protruding part electrically connected to the interconnection layer, wherein the columnar protruding part is a connection terminal made of metal, and has a lower face part and an upper face part, the lower face part being buried in the insulating layer, and the upper face part protruding from the second surface of the insulating layer, wherein the lower face part buried in the insulating layer has a rectangular cross-section taken along a plane parallel to an upper face and a lower face of the columnar protruding part, wherein the upper face part protruding from the second surface of the insulating layer has a cross-section taken along a plane parallel to the upper face and the lower face which cross-section is rectangular and narrower than the rectangular cross-section of the lower face part buried in the insulating layer, and wherein the columnar protruding part is a single-layered structure including a protruding part corresponding to the upper face part and a buried part corresponding to the lower face part, the protruding part having a narrower cross-section than the buried part, and the single-layered structure has a step at a border between the protruding part and the buried part, a face of the step being flush with the second surface of the insulating layer.
 2. The wiring substrate as claimed in claim 1, wherein the columnar protruding part is made of copper.
 3. The wiring substrate as claimed in claim 1, further comprising one or more insulating layers and one or more interconnection layers stacked on the interconnection layer; and electrode pads disposed on an uppermost one of the one or more insulating layers.
 4. A semiconductor package, comprising: the wiring substrate of claim 1; and a semiconductor chip having at least one electrode pad, wherein the protruding part and the electrode pad are electrically connected to each other.
 5. The semiconductor package as claimed in claim 4, wherein the protruding part and the electrode pad are connected to each other through a solder layer formed between the protruding part and the electrode pad. 